Avalon2: Difference between revisions

From Bitcoin Wiki
Jump to navigation Jump to search
Xiangfu (talk | contribs)
No edit summary
Xiangfu (talk | contribs)
Line 10: Line 10:
[[File:Avalon2 55nm prototype.jpeg | 320px]]
[[File:Avalon2 55nm prototype.jpeg | 320px]]


== Reference design ==
== Documents ==
* http://downloads.canaan-creative.com/hardware/A3255/prototype/
* [http://downloads.canaan-creative.com/hardware/A3255/prototype/ Reference design]
* [http://downloads.canaan-creative.com/hardware/A3256/avalon/Manual/110G%20Hash%20Avalon%20Assemble%20Manual.pdf Assemble Manual]


== Firmware ==
== Firmware ==

Revision as of 10:35, 27 November 2013

Avalon2 is the second machine of Avalon project. using the 55nm ASIC chips

A3255

Chip testing

Prototype

Documents

Firmware

TIMEOUT

  • TIMEOUT的有效值范围为[0,255],FPGA controller根据TIMEOUT的配置来控制申请/计算任务的时间。当TIMEOUT值配置为1时,FPGA controller会每隔0.033s申请一次任务,也表示芯片已计算完当前HASH区间。
  • TIMEOUT配置与申请/计算任务时间间隔的公式为
 TIME_OF_MINER_FINISH_HASH_RANGE = TIMEOUT * 0.033s
 TIMEOUT = TIME_OF_MINER_FINISH_HASH_RANGE / 0.033s
  • 若FPGA controller连接的一个小模块上的计算能力为10GHs(10个芯片,每芯片1G),则FPGA controller申请任务的时间间隔为
 2^32 / 10*1000*1000*1000 = 0.4s
 0.4s/0.033s = 12 # TIMEOUT应配置为12
  • 如果使用prototype中的FPGA固件,你们的硬件设计一定要满足下面的式子:
发送全部任务的时间 一定要小于 FPGA申请任务的时间(也就是ASIC算完自己区间的时间)
((11+2+chip_num)*4*10/115200)*miner_num*1000 + DELAY_IN_MS*miner_num < (128591 / chip_num / frequency) * 33ms
解释一下:
 11+2+chip_num)*4 ==> CHIP_NUM的任务长度,单位Byte
 ((11+2+chip_num)*4*10/115200)*miner_num*1000 ==> 发送MINER_NUM个这样的任务所需要的时间,单位是ms
 DELAY_IN_MS*miner_num ==> 总的Delay时间,DELAY_IN_MS见cgminer代码:driver-avalon.c:1132
 (128591 / chip_num / frequency) * 33ms ==> TIMEOUT值,详见Wiki文档
几个测试的例子,仅供参考:
MINER_NUM:CHIP_NUM:FREQUENCY:TIMEOUT
==> 16:10:1000:12 works fine
==> 16:10:1500:8   works fine
==> 24:10:1000:12 works fine
==> 24:10:1500:8   works fine
==> 32:6:1000:21   works fine
==> 32:6:1500:12   works fine
==> 32:10:1000:12 works fine
==> 32:10:1500:8   not working

2013-11-08

  • 8, 16 miners works just fine
  • ISSUE: 32 miners with 10 chips still not working because TIMEOUT issue
  • Both 703n firmware and FPGA controller firmware have uploaded
  • Change `core_count to 64 to compatible with ealier cgminer
  • Software should follow equation below when handle A3255 based miner
nonce_send_to_pool = nonce_receive_from_miner-0xc0

2013-11-05

  • Support 8, 16 miners, 8 and 16 have tested
  • ISSUE: 24, 32 miners not working with 1.5Ghs, works fine with 1Ghs
  • Upload the 703n firmware
  • Upload the FPGA controller firmware
  • Support 6 ~ 10 chip in each miner, 6 and 10 have tested

2013-10-07

  • Only support 16 miners, each miner have 6 A3255 ASICs

Work without LDO RT9187

  • Connect the C20 right pad to C15 or C14 left pad
  • Please keep the Vcore to between 0.95v and 1.05v, the origin design was 1v.
  • If the crystal not working, try to reduce the R28(by default it's 1K), if reduce the R28 didn't make crystal back to working. try repace the crystal with a better brand.

Chip sales agent

China mainland(中国大陆地区代理)

深圳阿瓦龙电子有限公司
淘宝:http://avalon8.taobao.com/
联系人:陈先生
电话:0755-36820585
手机:13528785811
QQ:1816404459
邮箱:1816404459@qq.com 

Worldwide

ELEN Technology Limited.,
Contact: Eric Chen
Email: eric_chen@elen-tech.com
Phone (852)31658617
FAX:+(852)30071717
Address: Rm.,604,Treasure Center, 42 Hung To Road, Kwun Tong,  Kln. HongKong

Links