FPGA - Revision history

TheRealSteve at 12:02, 6 April 2015

2015-04-06T12:02:54Z

← Older revision		Revision as of 12:02, 6 April 2015
Line 6:		Line 6:

	* X6500 Miner		* X6500 Miner
	* Icarus Project		* [http://en.qi-hardware.com/wiki/Icarus Icarus Project]
	* ModMiner Quad		* ModMiner Quad
	* BFL single		* BFL single

Taras at 18:21, 24 March 2015

2015-03-24T18:21:06Z

← Older revision		Revision as of 18:21, 24 March 2015
Line 2:		Line 2:

	FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.		FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.

	~~more info at http://en.wikipedia.org/wiki/Field-programmable_gate_array~~

	FPGA miner hardware:		FPGA miner hardware:
Line 14:		Line 12:

	[[Category:Hardware]]		[[Category:Hardware]]
			{{wp\|Field-programmable_gate_array}}

TheRealSteve: +ModMiner

2015-03-24T16:09:12Z

+ModMiner

← Older revision		Revision as of 16:09, 24 March 2015
Line 9:		Line 9:
	* X6500 Miner		* X6500 Miner
	* Icarus Project		* Icarus Project
			* ModMiner Quad
	* BFL single		* BFL single
	* [https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining Ztex]		* [https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining Ztex]

	[[Category:Hardware]]		[[Category:Hardware]]

Guaka: Category:Hardware

2013-07-14T12:20:23Z

Category:Hardware

← Older revision		Revision as of 12:20, 14 July 2013
Line 11:		Line 11:
	* BFL single		* BFL single
	* [https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining Ztex]		* [https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining Ztex]

			[[Category:Hardware]]

Guaka at 12:07, 14 July 2013

2013-07-14T12:07:39Z

← Older revision		Revision as of 12:07, 14 July 2013
Line 1:		Line 1:
	A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing—hence "field-programmable". The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of a portion of the design[1] and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.		A '''field-programmable gate array''' (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing—hence "field-programmable". The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of a portion of the design[1] and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.

	FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.		FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.

Guaka: moved from Category:FPGA

2013-07-14T12:07:11Z

moved from Category:FPGA

New page

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing—hence "field-programmable". The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, partial re-configuration of a portion of the design[1] and the low non-recurring engineering costs relative to an ASIC design (notwithstanding the generally higher unit cost), offer advantages for many applications.

FPGAs contain programmable logic components called "logic blocks", and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like many logic gates that can be inter-wired in (many) different configurations. Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.

more info at http://en.wikipedia.org/wiki/Field-programmable_gate_array

FPGA miner hardware:

* X6500 Miner
* Icarus Project
* BFL single
* [https://en.bitcoin.it/wiki/ZTEX_FPGA_Boards_for_Bitcoin_Mining Ztex]